| 전자부품 데이터시트 검색엔진 |
|
WM8770 데이터시트(PDF) 39 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8770 데이터시트(HTML) 39 Page - Wolfson Microelectronics plc |
|
39 / 52 page ![]() Production Data WM8770 w PD Rev 4.1 June 2005 39 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 6:0 L1A[6:0] 1111111 (0dB) Attenuation Data for Left Channel DACL1 in 1dB steps. See Table 11 7 L1ZCEN 0 DACL1 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled 00000 Analogue Attenuation DACL1 8 UPDATE Not latched Controls simultaneous update of all Attenuation Latches 0: Store DACL1 in intermediate latch (no change to output) 1: Store DACL1 and update attenuation on all channels. 6:0 R1A[6:0] 1111111 (0dB) Attenuation Data for Left channel DACL1 in 1dB steps. See Table 11 7 R1ZCEN 0 DACR1 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled 00001 Analogue Attenuation DACR1 8 UPDATE Not latched Controls simultaneous update of all Attenuation Latches 0: Store DACR1 in intermediate latch (no change to output) 1: Store DACR1 and update attenuation on all channels. 6:0 L2A[6:0] 1111111 (0dB) Attenuation Data for Left Channel DACL2 in 1dB Steps. See Table 11 7 L2ZCEN 0 DACL2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled 00010 Analogue Attenuation DACL2 8 UPDATE Not latched Controls simultaneous update of all Attenuation Latches 0: Store DACL2 in intermediate latch (no change to output) 1: Store DACL2 and update attenuation on all channels. 6:0 R2A[6:0] 1111111 (0dB) Attenuation Data for Right Channel DACR2 in 1dB steps. See Table 11 7 R2ZCEN 0 DACR2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled 00011 Analogue Attenuation DACR2 8 UPDATE Not latched Controls simultaneous update of all Attenuation Latches 0: Store DACR2 in intermediate latch (no change to output) 1: Store DACR2 and update attenuation on all channels. 6:0 L3A[6:0] 1111111 (0dB) Attenuation Data for Left channel DACL3 in 1dB steps. See Table 11 7 L3ZCEN 0 DACL2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled 00100 Analogue Attenuation DACL3 8 UPDATE Not latched Controls simultaneous update of all Attenuation Latches 0: Store DACL3 in intermediate latch (no change to output) 1: Store DACL3 and update attenuation on all channels. 6:0 R3A[6:0] 1111111 (0dB) Attenuation Data for Left channel DACL3 in 1dB steps. Table 11 7 R3ZCEN 0 DACR2 Zero Cross Detect Enable 0: zero cross disabled 1: zero cross enabled 00101 Analogue Attenuation DACR3 8 UPDATE Not latched Controls simultaneous update of all Attenuation Latches 0: Store DACR3 in intermediate latch (no change to output) 1: Store DACR3 and update attenuation on all channels. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |