전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8770 데이터시트(PDF) 24 Page - Wolfson Microelectronics plc

부품명 WM8770
상세설명  24-bit, 192kHz 8-Channel Codec with Volume Control
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8770 데이터시트(HTML) 24 Page - Wolfson Microelectronics plc

Back Button WM8770 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 28Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 52 page
background image
WM8770
Production Data
w
PD Rev 4.1 June 2005
24
DSP LATE MODE
In DSP late mode, the MSB of DAC channel 1 left data is sampled by the WM8770 on the first BCLK
rising edge following a DACLRC rising edge. DAC channel 1 right and DAC channels 2, 3 and 4 data
follow DAC channel 1 left data (Figure 19).
Figure 19 DSP Late Mode Timing Diagram – DAC Data Input
The MSB of the left channel ADC data is output on DOUT and changes on the same falling edge of
BCLK as the low to high ADCLRC transition and may be sampled on the rising edge of BCLK. The
right channel ADC data is contiguous with the left channel data (Figure 20).
Figure 20 DSP Late Mode Timing Diagram – ADC Data Output
In both early and late DSP modes, DACL1 is always sent first, followed immediately by DACR1 and
the data words for the other 6 channels. No BCLK edges are allowed between the data words. The
word order is DAC1 left, DAC1 right, DAC2 left, DAC2 right, DAC3 left, DAC3 right, DAC4 left, DAC4
right.
CONTROL INTERFACE OPERATION
The WM8770 is controlled using a 3-wire serial interface in either an SPI compatible
configuration or a CCB (Computer Control Bus) configuration.
The interface configuration is determined by the state of the CE pin on the rising edge of the
RESETB pin. If the CE pin is low on the rising edge of RESETB, CCB configuration is selected. If CE
is high on the rising edge of RESETB, SPI compatible configuration is selected.
The control interface is 5V tolerant, meaning that the control interface input signals CE, CL and DI
may have an input high level of 5V while DVDD is 3V. Input thresholds are determined by DVDD.
RESETB is also 5V tolerant.
DACLRC
BCK
DIN1
Input Word Length (IWL)
1/fs
CHANNEL 1
LEFT
n
2
1
n-1
LSB
MSB
n
2
1
n-1
CHANNEL 1
RIGHT
2
1
CHANNEL 2
LEFT
n
n-1
CHANNEL 4
RIGHT
NO VALID DATA
1
ADCLRC
BCK
DOUT
Input Word Length (IWL)
1/fs
LEFT CHANNEL
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT CHANNEL
NO VALID DATA
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com