| 전자부품 데이터시트 검색엔진 |
|
WM8770 데이터시트(PDF) 23 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8770 데이터시트(HTML) 23 Page - Wolfson Microelectronics plc |
|
23 / 52 page ![]() Production Data WM8770 w PD Rev 4.1 June 2005 23 ADCLRC BCK DOUT Input Word Length (IWL) 1/fs LEFT CHANNEL n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT CHANNEL NO VALID DATA 1 BCLK 1 BCLK DSP EARLY MODE In DSP early mode, the MSB of DAC channel 1 left data is sampled by the WM8770 on the second rising edge on BCLK following a DACLRC rising edge. DAC channel 1 right and DAC channels 2, 3 and 4 data follow DAC channel 1 left data (Figure 17). Figure 17 DSP Early Mode Timing Diagram – DAC Data Input The MSB of the left channel ADC data is output on DOUT and changes on the first falling edge of BCLK following a low to high ADCLRC transition and may be sampled on the rising edge of BCLK. The right channel ADC data is contiguous with the left channel data (Figure 18) Figure 18 DSP Early Mode Timing Diagram – ADC Data Output DACLRC BCK DIN1 Input Word Length (IWL) 1/fs CHANNEL 1 LEFT n 2 1 n-1 LSB MSB n 2 1 n-1 CHANNEL 1 RIGHT 2 1 CHANNEL 2 LEFT n n-1 CHANNEL 4 RIGHT NO VALID DATA 1 BCLK 1 BCLK |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |