전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSPIC33F 데이터시트(PDF) 59 Page - Microchip Technology

부품명 DSPIC33F
상세설명  Flash Programming Specification
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33F 데이터시트(HTML) 59 Page - Microchip Technology

Back Button DSPIC33F Datasheet HTML 55Page - Microchip Technology DSPIC33F Datasheet HTML 56Page - Microchip Technology DSPIC33F Datasheet HTML 57Page - Microchip Technology DSPIC33F Datasheet HTML 58Page - Microchip Technology DSPIC33F Datasheet HTML 59Page - Microchip Technology DSPIC33F Datasheet HTML 60Page - Microchip Technology DSPIC33F Datasheet HTML 61Page - Microchip Technology DSPIC33F Datasheet HTML 62Page - Microchip Technology DSPIC33F Datasheet HTML 63Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 80 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS70152D-page 59
dsPIC33F/PIC24H PROGRAMMING SPECIFICATION
TABLE 5-4:
SERIAL INSTRUCTION EXECUTION FOR BULK ERASING CODE MEMORY
5.6
Writing Code Memory
The procedure for writing code memory is similar to the
procedure for writing the Configuration registers,
except that 64 instruction words are programmed at a
time. To facilitate this operation, working registers,
W0:W5, are used as temporary holding registers for the
data to be programmed.
Table 5-5 shows the ICSP programming details, includ-
ing the serial pattern with the ICSP command code,
which must be transmitted Least Significant bit first
using the PGC and PGD pins (see Figure 5-2). In Step
1, the Reset vector is exited. In Step 2, the NVMCON
register is initialized for programming of code memory.
In Step 3, the 24-bit starting destination address for
programming is loaded into the TBLPAG register and
W7 register. The upper byte of the starting destination
address is stored in TBLPAG and the lower 16 bits of
the destination address are stored in W7.
To minimize the programming time, the same packed
instruction format that the programming executive uses
is utilized (Figure 4-4). In Step 4, four packed instruc-
tion words are stored in working registers, W0:W5,
using the MOV instruction and the read pointer, W6, is
initialized. The contents of W0:W5 holding the packed
instruction word data are shown in Figure 5-6. In Step
5, eight TBLWT instructions are used to copy the data
from W0:W5 to the write latches of code memory. Since
code memory is programmed 64 instruction words at a
time, Steps 4 and 5 are repeated 16 times to load all the
write latches (Step 6).
After the write latches are loaded, programming is
initiated by writing to the NVMCON register in Steps 7
and 8. In Step 9, the internal PC is reset to 0x200. This is
a precautionary measure to prevent the PC from incre-
menting into unimplemented memory when large
devices are being programmed. Lastly, in Step 10, Steps
3-9 are repeated until all of code memory is programmed.
FIGURE 5-6:
PACKED INSTRUCTION
WORDS IN W0:W5
Command
(Binary)
Data
(Hex)
Description
Step 1: Exit the Reset vector.
0000
0000
0000
0000
000000
000000
040200
000000
NOP
NOP
GOTO
0x200
NOP
Step 2: Set the NVMCON to erase all program memory.
0000
0000
2404FA
883B0A
MOV
#0x404F, W10
MOV
W10, NVMCON
Step 3: Initiate the erase cycle.
0000
0000
0000
A8E761
000000
000000
BSET
NVMCON, #WR
NOP
NOP
Step 4: Wait for Bulk Erase operation to complete and make sure WR bit is clear.
-
0000
0000
0000
0001
-
807600
887840
000000
<VISI>
Externally time ‘P11’ msec (see Section TABLE 8-1: “AC/DC
Characteristics and Timing Requirements”
) to allow suffi-
cient time for the Bulk Erase operation to complete.
MOV
NVMCON, W0
MOV
W0, VISI
NOP
Clock out contents of VISI register. Repeat until the WR bit
is clear.
15
8
7
0
W0
LSW0
W1
MSB1
MSB0
W2
LSW1
W3
LSW2
W4
MSB3
MSB2
W5
LSW3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com