DSPIC33F datasheet(71/80 Pages) MICROCHIP

71 / 80 page

Preliminary

DS70152D-page 71

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION

6.2

Programming Verification

After

the

programming

executive

has

been

programmed to executive memory using ICSP, it must

be verified. Verification is performed by reading out the

contents of executive memory and comparing it with

the image of the programming executive stored in the

programmer.

Reading the contents of executive memory can be

performed using the same technique described in

Section 5.8 “Reading Code Memory”. A procedure

for reading executive memory is shown in Table 6-2.

Note that in Step 2, the TBLPAG register is set to 0x80,

such that executive memory may be read.

TABLE 6-2:

READING EXECUTIVE MEMORY

Command

(Binary)

Data

(Hex)

Description

Step 1: Exit the Reset vector.

0000

000000

040200

000000

NOP

GOTO

0x200

NOP

Step 2: Initialize TBLPAG and the read pointer (W6) for TBLRD instruction.

0000

200800

880190

EB0300

MOV

#0x80, W0

MOV

W0, TBLPAG

CLR

Step 3: Initialize the write pointer (W7) to point to the VISI register.

0000

207847

MOV

#VISI, W7

Step 4: Read and clock out the contents of the next two locations of executive memory through the VISI register

using the REGOUT command.

0000

0001

0000

0001

000000

BA1B96

000000

<VISI>

BA9BB6

000000

<VISI>

NOP

TBLRDL [W6], [W7]

NOP

Clock out contents of VISI register

TBLRDH [W6++], [W7]

NOP

Clock out contents of VISI register

Step 5: Reset the device internal PC.

0000

040200

000000

GOTO

0x200

NOP

Step 6: Repeat Steps 4-5 until all 2048 instruction words of executive memory are read.

DSPIC33F 데이터시트(PDF) 71 Page - Microchip Technology

DSPIC33F 데이터시트(HTML) 71 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL