| 전자부품 데이터시트 검색엔진 |
|
WM8804 데이터시트(PDF) 46 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8804 데이터시트(HTML) 46 Page - Wolfson Microelectronics plc |
|
46 / 66 page ![]() WM8804 Production Data w PD Rev 4.1 September 2007 46 RIGHT JUSTIFIED MODE In Right Justified Mode, the LSB of DIN is sampled by the WM8804 on the rising edge of BCLK preceding an LRCLK transition. The LSB of the output data (DOUT) changes on the falling edge of BCLK preceding an LRCLK transition, and may be sampled on the next rising edge of BCLK. LRCLK is high during the left samples and low during the right samples (Figure 19). LEFT CHANNEL RIGHT CHANNEL LRCLK BCLK DIN / DOUT 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB Figure 19 Right Justified Mode I 2S MODE In I2S Mode, the MSB of DIN is sampled by the WM8804 on the second rising edge of BCLK following an LRCLK transition. The MSB of the output data changes on the first falling edge of BCLK following an LRCLK transition, and may be sampled on the next rising edge of BCLK. LRCLK is low during the left samples and high during the right samples (Figure 20). LEFT CHANNEL RIGHT CHANNEL LRCLK BCLK DIN / DOUT 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB 1 BCLK 1 BCLK Figure 20 I2S Mode |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |