| 전자부품 데이터시트 검색엔진 |
|
WM8804 데이터시트(PDF) 47 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8804 데이터시트(HTML) 47 Page - Wolfson Microelectronics plc |
|
47 / 66 page ![]() Production Data WM8804 w PD Rev 4.1 September 2007 47 DSP MODE A In DSP Mode A, the MSB of the left channel data is sampled by the WM8804 on the second rising edge of BCLK following an LRCLK rising edge. The right channel data follows the left channel data (Figure 21). The MSB of the left channel of the output data changes on the first falling edge of BCLK following a low to high LRCLK transition and may be sampled on the rising edge of BCLK. The right channel data is contiguous with the left channel data (Figure 21). LRCLK BCLK DIN / DOUT Input Word Length (IWL) 1/fs LEFT n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT NO VALID DATA 1 BCLK 1 BCLK Figure 21 DSP Mode A DSP MODE B In DSP Mode B, the MSB of the left channel data is sampled by the WM8804 on the first BCLK rising edge following a LRCLK rising edge. The right channel data follows the left channel data (Figure 22). The MSB of the output data changes on the same falling edge of BCLK as the low to high LRCLK transition and may be sampled on the rising edge of BCLK. The right channel data is contiguous with the left channel data (Figure 22). LRCLK BCLK DIN / DOUT Input Word Length (IWL) 1/fs LEFT n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT NO VALID DATA 1 Figure 22 DSP Mode B |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |