전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8804 데이터시트(PDF) 24 Page - Wolfson Microelectronics plc

부품명 WM8804
상세설명  1:1 Digital Interface Transceiver with PLL
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8804 데이터시트(HTML) 24 Page - Wolfson Microelectronics plc

Back Button WM8804 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 28Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 66 page
background image
WM8804
Production Data
w
PD Rev 4.1 September 2007
24
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6
PLL4
06h
4
PRESCALE
0
PLL Pre-scale Divider Select
0 = Divide by 1 (PLL input clock =
oscillator clock)
1 = Divide by 2 (PLL input clock =
oscillator clock
÷ 2)
R7
PLL5
07h
1:0
FREQMODE[1:0]
10
PLL Post-scale Divider Select
Selects the PLL output divider value
in conjunction with MCLKDIV and
CLKOUTDIV.
Refer to Table 23 for details of
FREQMODE operation.
Note: FREQMODE[1:0] bits are
automatically set in S/PDIF
Receive Mode.
Table 22 Pre and Post PLL Clock Divider Control
PLL CONFIGURATION EXAMPLE
Consider the situation where the oscillator clock (OSCCLK) input frequency is fixed at 12MHz and
the required MCLK frequency is 12.288MHz.
1.
Calculate the f2, FREQMODE and MCLKDIV Values
The PLL is designed to operate with best performance when the f2 clock is between 90 and 100MHz.
The necessary MCLK frequency is 12.288MHz. Choose MCLKDIV and FREQMODE values to set
the f2 frequency in the range of 90 to 100MHz. In this case, the default values (MCLKDIV = 0 and
FREQMODE[1:0] = 10) will set the f2 frequency at 98.304MHz; this value is within the 90 to 100MHz
range and is hence acceptable.
•
MCLKDIV = 0
•
FREQMODE[1:0] = 10
•
f2 = 98.304MHz
2.
Calculate R Value
Using the relationship: R = (f2 ÷ f1), the value of R can be calculated.
•
R = (f2 ÷ f1)
•
R = (98.304 ÷ 12)
•
R = 8.192
3.
Calculate PLL_N Value
The value of PLL_N is the integer (whole number) value of R, ignoring all digits to the right of the
decimal point. In this case, R is 8.192, hence PLL_N is 8.
4.
Calculate PLL_K Value
The PLL_K value is simply the integer value of (222 (R-PLL_N)).
•
PLL_K = integer part of (222 x (8.192 – 8))
•
PLL_K = integer part of 805306.368
•
PLL_K = 805306 (decimal) / C49BA (hex)
A number of example configurations are shown in Table 23. Many other configurations are possible;
Table 23 shows only a small number of valid possibilities.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com