| 전자부품 데이터시트 검색엔진 |
|
TMP86CS49FG 데이터시트(PDF) 72 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86CS49FG 데이터시트(HTML) 72 Page - Toshiba Semiconductor |
|
72 / 252 page ![]() Page 58 5. I/O Ports 5.6 Port P5 (P54 to P50) (Large Current Port) TMP86CS49FG 5.6 Port P5 (P54 to P50) (Large Current Port) Port P5 is an 5-bit input/output port. Port P5 is also used as an I2C Bus input/output. When used as an input port and I2C Bus input/output, the corresponding output latch (P5DR) should be set to "1". During reset, the P5DR is initialized to "1". P5 port output latch (P5DR) and P5 port terminal input (P5PRD) are located on their respective address. When read the output latch data, the P5DR should be read. When read the terminal input data, the P5PRD register should be read. If a read instruction is executed for port P5, read data of bit 7 to 5 are unstable. Note: i = 4 to 0 Figure 5-7 Port 5 P5DR (0005H) R/W 76 543 21 0 P54P53P52P51 SDA P50 SCL (Initial value: ***1 1111) P5PRD (000FH) Read only P54P53P52P51 P50 Data output (P5DR) Control output STOP OUTEN DQ P5i Data input (P5PRD) Output latch read (P5DR) Control input Output latch |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |