| 전자부품 데이터시트 검색엔진 |
|
TMP86CS49FG 데이터시트(PDF) 83 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86CS49FG 데이터시트(HTML) 83 Page - Toshiba Semiconductor |
|
83 / 252 page ![]() Page 69 TMP86CS49FG 6.2.5 Watchdog Timer Reset When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to “1”, a watchdog timer reset request is generated. When a watchdog timer reset request is generated, the internal hardware is reset. The reset time is maximum 24/fc [s] (1.5 µs @ fc = 16.0 MHz). Note:When a watchdog timer reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-fre- quency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccura- cies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors. Figure 6-2 Watchdog Timer Interrupt Clock Binary counter Overflow INTWDT interrupt request (WDTCR1<WDTOUT>= "0") 217/fc 219/fc [s] (WDTT=11) Write 4EH to WDTCR2 1 2 30 1 2 3 0 Internal reset (WDTCR1<WDTOUT>= "1") A reset occurs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |