 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LAN9252/ML 데이터시트(PDF) 266 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 데이터시트(HTML) 266 Page - Microchip Technology |
|
|
266 / 329 page  LAN9252 DS00001909A-page 266 2015 Microchip Technology Inc. 12.14.55 PHY DATA REGISTER Note 31: Write access depends upon the assignment of the MI interface (ECAT/PDI). Write access is generally blocked if the MII interface is busy (Busy bit of MII Management Control/Status Register = 1) Note: For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the highest address. 12.14.56 MII MANAGEMENT ECAT ACCESS STATE REGISTER Note 32: Write access only possible if the Access to MII Management (PDI) bit of the MII Management PDI Access State Register is 0. Offset: 0514h-0515h Size: 16 bits Bits Description ECAT Type PDI Type Default 15:0 PHY Read/Write Data R/W Note 31 R/W Note 31 0000h Offset: 0516h Size: 8 bits Bits Description ECAT Type PDI Type Default 7:1 RESERVED Write 0. RO RO 0000000b 0 Access to MII Management (ECAT) 0: ECAT enables PDI takeover of MII management control 1: ECAT claims exclusive access to MII management R/W Note 32 RO 0b |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
