| 전자부품 데이터시트 검색엔진 |
|
LAN9252/ML 데이터시트(PDF) 271 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 데이터시트(HTML) 271 Page - Microchip Technology |
|
271 / 329 page ![]() 2015 Microchip Technology Inc. DS00001909A-page 271 LAN9252 12.14.59.8 FMMUx Activate Register 12.14.59.9 FMMUx Reserved Register Note: For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the highest address. Offset: FMMUx Base Address +Ch Size: 8 bits Bits Description ECAT Type PDI Type Default 7:1 RESERVED Write as 0. RO RO 0000000b 0 FMMU Activation 0: FMMUx Deactivated 1: FMMUx Activated. FMMUx checks logical addressed blocks to be mapped according to the configured mapping. R/W RO 0b Offset: FMMUx Base Address +Dh-Fh Size: 24 bits Bits Description ECAT Type PDI Type Default 23:0 RESERVED Write as 0. RO RO 000000h |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |