| 전자부품 데이터시트 검색엔진 |
|
LAN9252/ML 데이터시트(PDF) 277 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 데이터시트(HTML) 277 Page - Microchip Technology |
|
277 / 329 page ![]() 2015 Microchip Technology Inc. DS00001909A-page 277 LAN9252 12.14.62 RECEIVE TIME PORT 1 REGISTER Note: For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the highest address. 12.14.63 RECEIVE TIME PORT 2 REGISTER Note: For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the highest address. Offset: 0904h-0907h Size: 32 bits Bits Description ECAT Type PDI Type Default 31:0 Local time of the beginning of a frame (start first bit of preamble) received at port 1 containing a BWR/APWR or FPWR to the Receive Time Port 0 Register. RO RO Undefined Offset: 0908h-090Bh Size: 32 bits Bits Description ECAT Type PDI Type Default 31:0 Local time of the beginning of a frame (start first bit of preamble) received at port 2 containing a BWR/APWR or FPWR to the Receive Time Port 0 Register. RO RO Undefined |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |