SII3531A datasheet(45/81 Pages) SILICONIMAGE

45 / 81 page

PCI Express to Serial ATA Controller

Data Sheet

Silicon Image, Inc.

SiI-DS-0208-C

6.1.3

PCI Class Code – Revision ID

Address Offset: 08H

Access Type: Read/Write

Reset Value: 0x0180_0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

PCI Class Code

Revision ID

This register defines the various control functions associated with the PCI bus. The register bits are defined below.

•

Bit [31:08]: PCI Class Code (R) – PCI Class Code. This value in this bit field is one of the following:

•

the default value of 018000h for Mass Storage Class.

•

system programmed value; if bit 0 of the Configuration register (48H) is set the PCI Class Code is system

programmable.

•

Bit [07:00]: Revision ID (R) – Chip Revision ID. This bit field is hardwired to indicate the revision level of the chip

design; revision 01H is defined by this specification.

6.1.4

BIST – Header Type – Latency Timer – Cache Line Size

Address Offset: 0CH

Access Type: Read/Write

Reset Value: 0x0000_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

BIST

Header Type

Latency Timer

Cache Line Size

This register defines the various control functions associated with the PCI bus. The register bits are defined below.

•

Bit [31:24]: BIST (R). This bit field is hardwired to 00H.

•

Bit [23:16]: Header Type (R). This bit field is hardwired to 00H.

•

Bit [15:08]: Latency Timer (R). This field is hardwired to 00H.

•

Bit [07:00]: Cache Line Size (R/W). This bit field is Read/Write for legacy purposes. The field is not used by the

SiI3531A.

6.1.5

Base Address Register 0

Address Offset: 10H

Access Type: Read/Write

Reset Value: 0x0000_0000_0000_0004

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

Base Address Register 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Base Address Register 0

0000100

This register defines the addressing of the Global Registers within the SiI3531A. The register bits are defined below.

•

Bit [63:07]: Base Address Register 0 (R/W). This register defines the base address for the 128-byte Memory

Space containing the Global Registers.

•

Bit [06:00]: (R). This bit field is hardwired to 0000100B to indicate a 64-bit base address.

SII3531A 데이터시트(PDF) 45 Page - Silicon image

SII3531A 데이터시트(HTML) 45 Page - Silicon image

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

데이터시트 다운로드

링크 URL