전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SII3531A 데이터시트(PDF) 55 Page - Silicon image

부품명 SII3531A
상세설명  PCI Express to Serial ATA Controller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SILICONIMAGE [Silicon image]
홈페이지  http://www.siliconimage.com
Logo SILICONIMAGE - Silicon image

SII3531A 데이터시트(HTML) 55 Page - Silicon image

Back Button SII3531A Datasheet HTML 51Page - Silicon image SII3531A Datasheet HTML 52Page - Silicon image SII3531A Datasheet HTML 53Page - Silicon image SII3531A Datasheet HTML 54Page - Silicon image SII3531A Datasheet HTML 55Page - Silicon image SII3531A Datasheet HTML 56Page - Silicon image SII3531A Datasheet HTML 57Page - Silicon image SII3531A Datasheet HTML 58Page - Silicon image SII3531A Datasheet HTML 59Page - Silicon image Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 81 page
background image
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
© 2006 Silicon Image, Inc.
SiI-DS-0208-C
55
6.1.30 Correctable Error Status
Address Offset: 110H
Access Type: Read/Write 1 to Clear
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
Reserved
Reserved
Bit [31:14,11:09,05:01]: Reserved (R) – These bits are reserved and return zero on a read.
Bit [13]: Advis Non-Fatal (R/W1C) – Advisory Non-Fatal Error Status.
Bit [12]: Replay Timeout (R/W1C) – Replay Timer Timeout Status.
Bit [08]: REPLAY_NUM (R/W1C) – REPLAY_NUM Rollover Status.
Bit [07]: Bad DLLP (R/W1C) – Bad DLLP Status.
Bit [06]: Bad TLP (R/W1C) – Bad TLP Status.
Bit [00]: Rx Error (R/W1C) – Receiver Error Status. This bit is hardwired to 0 (as is the corresponding mask
bit).
6.1.31 Correctable Error Mask
Address Offset: 114H
Access Type: Read/Write
Reset Value: 0x0000_2000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
Reserved
Reserved
The bits of this register are the mask bits for corresponding bits of the Correctable Error Status register.
6.1.32 Advanced Error Capabilities and Control
Address Offset: 118H
Access Type: Read/Write
Reset Value: 0x0000_00A0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
First Error Pointer
Bit [31: 09]: Reserved (R) – These bits are reserved and return zero on a read.
Bit [08]: ECRC Chk En (R/W) – ECRC Check Enable.
Bit [07]: ECRC Chk Cap (R) – ECRC Check Capable. This bit is hardwired to 1.
Bit [06]: ECRC Gen En (R/W) – ECRC Generation Enable.
Bit [05]: ECRC Gen Cap (R) – ECRC Generation Capable. This bit is hardwired to 1.
Bit [04:00]: First Error Pointer (R).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com