| 전자부품 데이터시트 검색엔진 |
|
L99PM72PXP 데이터시트(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99PM72PXP 데이터시트(HTML) 72 Page - STMicroelectronics |
|
72 / 128 page ![]() Electrical specifications L99PM72PXP 72/128 Doc ID 023553 Rev 3 The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 6 V < VS < 18 V; 4.8 V < V1 < 5.2 V; all outputs open; Tj = -40°C to 130°C, unless otherwise specified 5.5.15 Inputs TxDC and TxDL for Flash Mode 6V V S 18 V; 4.5 V V1 5.3 V; Tj = -40°C to 130°C; voltages are referred to PGND, all outputs open Figure 34. SPI - transfer timing diagram The SPI can be driven by a micro controller with its SPI peripheral running in following mode: CPOL = 0 and CPHA = 0. For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK. Table 42. RXDL/NINT, RXDC/NINT timing Symbol Parameter Test condition Min. Typ. Max. Unit tInterupt Interrupt pulse duration — 56 — µs Table 43. Inputs: TxDC and TxDL for Flash Mode Symbol Parameter Test condition Min. Typ. Max. Unit VflashL Input low level (VTXDC/L for exit from Flash Mode) V1 = 5 V 7.1 8.4 9.0 V VflashH Input high level (VTXDC/L for transition into Flash Mode) V1 = 5 V 8.3 9.4 10.0 V VflashHYS Input voltage hysteresis V1 = 5 V 0.8 1.0 1.2 V |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |