전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XIO2001IPNP 데이터시트(PDF) 103 Page - Texas Instruments

부품명 XIO2001IPNP
상세설명  XIO2001 PCI Express to PCI Bus Translation Bridge
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

XIO2001IPNP 데이터시트(HTML) 103 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 99Page - Texas Instruments XIO2001IPNP Datasheet HTML 100Page - Texas Instruments XIO2001IPNP Datasheet HTML 101Page - Texas Instruments XIO2001IPNP Datasheet HTML 102Page - Texas Instruments XIO2001IPNP Datasheet HTML 103Page - Texas Instruments XIO2001IPNP Datasheet HTML 104Page - Texas Instruments XIO2001IPNP Datasheet HTML 105Page - Texas Instruments XIO2001IPNP Datasheet HTML 106Page - Texas Instruments XIO2001IPNP Datasheet HTML 107Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 145 page
background image
8.6.3 GPIO Control Register
This register controls the direction of the five GPIO terminals. This register has no effect on the behavior of GPIO
terminals that are enabled to perform secondary functions. The secondary functions share GPIO0 (CLKRUN),
GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). This register is an alias of the GPIO control register in
the classic PCI configuration space(offset B4h, see Section 8.4.60). See Table 8-75 for a complete description of
the register contents.
Device control memory window register offset:
40h
Register type:
Read-only, Read/Write
Default value:
0000h
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-75. GPIO Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:5
RSVD
R
Reserved. Returns 0000 0000 000b when read.
4(1)
GPIO4_DIR
RW
GPIO 4 data direction. This bit selects whether GPIO4 is in input or output mode.
0 = Input (default)
1 = Output
3(1)
GPIO3_DIR
RW
GPIO 3 data direction. This bit selects whether GPIO3 is in input or output mode.
0 = Input (default)
1 = Output
2(1)
GPIO2_DIR
RW
GPIO 2 data direction. This bit selects whether GPIO2 is in input or output mode.
0 = Input (default)
1 = Output
1(1)
GPIO1_DIR
RW
GPIO 1 data direction. This bit selects whether GPIO1 is in input or output mode.
0 = Input (default)
1 = Output
0(1)
GPIO0_DIR
RW
GPIO 0 data direction. This bit selects whether GPIO0 is in input or output mode.
0 = Input (default)
1 = Output
(1)
These bits are reset by a PCI Express reset ( PERST), a GRST, or the internally-generated power-on reset.
www.ti.com
XIO2001
SCPS212J – MAY 2009 – REVISED JANUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
103
Product Folder Links: XIO2001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com