 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADMV1455BBCZ-R7 데이터시트(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADMV1455BBCZ-R7 데이터시트(HTML) 18 Page - Analog Devices |
|
|
18 / 141 page  Data Sheet ADMV1455 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS analog.com Rev. 0 | 18 of 141 Table 17. Pin Function Descriptions (Continued) Pin No. Mnemonic Description K12 CS SPI Chip Select. Active low, 1.8V logic. Bring CS low to begin a SPI transaction, see Figure 167 and Figure 168 for more information. L2 ADD_G0 Gain LUT Address Bit 0. Active high, 1.8V logic. No internal pull-up or pull-down resistance. Tie ADD_G0 to the logic output from a microcontroller or FPGA; do not float. If ADD_G0 is not used to set the LUT address pointer, ground this ball. L10 VDD_LO LO Supply Voltage, 1.8V. Place 0.01μF and 1μF decoupling capacitors close to VDD_LO. L11 VDD_BG Band-Gap Reference Supply Voltage, 1.8V. Place 0.01μF and 1μF decoupling capacitors close to VDD_BG. Ideally for proper NVM load operation, apply the VDD_BG voltage after all other supplies have been turned on and RST has been set high. If this is not possible, as is the case if all supply voltages are applied together, ensure to set RST high and run the NVM refresh commands. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
