전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMS320VC5502 데이터시트(PDF) 85 Page - Texas Instruments

Click here to check the latest version.
부품명 TMS320VC5502
상세설명  Fixed-Point Digital Signal Processor
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 데이터시트(HTML) 85 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 81Page - Texas Instruments TMS320VC5502 Datasheet HTML 82Page - Texas Instruments TMS320VC5502 Datasheet HTML 83Page - Texas Instruments TMS320VC5502 Datasheet HTML 84Page - Texas Instruments TMS320VC5502 Datasheet HTML 85Page - Texas Instruments TMS320VC5502 Datasheet HTML 86Page - Texas Instruments TMS320VC5502 Datasheet HTML 87Page - Texas Instruments TMS320VC5502 Datasheet HTML 88Page - Texas Instruments TMS320VC5502 Datasheet HTML 89Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 190 page
background image
www.ti.com
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166J – APRIL 2001 – REVISED AUGUST 2006
3.12.1.1 General-Purpose I/O Direction Register (IODIR)
15
8
Reserved
R, 00000000
7
6
5
4
3
2
1
0
IO7DIR
IO6DIR
IO5DIR
IO4DIR
IO3DIR
IO2DIR
IO1DIR
IO0DIR
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
LEGEND: R = Read, W = Write, n = value at reset
Figure 3-32. GPIO Direction Register Layout (0x3400)
Table 3-34. GPIO Direction Register Bit Field Description
(1)
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
Reserved
15-8
R
00000000
Reserved
IOxDIR
7-0
R/W
00000000
Data direction bits that configure the GPIO pins as inputs or outputs.
•
IOxDIR = 0: Configure corresponding GPIO pin as an input
•
IOxDIR = 1: Configure corresponding GPIO pin as an output
(1)
x = value from 0 to 7
3.12.1.2 General-Purpose I/O Data Register (IODATA)
15
8
Reserved
R, 00000000
7
6
5
4
3
2
1
0
IO7D
IO6D
IO5D
IO4D
IO3D
IO2D
IO1D
IO0D
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
LEGEND: R = Read, W = Write, n = value at reset, pin = the reset value depends on the signal level on the corresponding I/O pin.
Figure 3-33. GPIO Data Register Layout (0x3401)
Table 3-35. GPIO Data Register Bit Field Description
(1)
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
Reserved
15-8
R
00000000
Reserved
IOxD
7-0
R/W
Depends on the signal level on
Data bits that are used to control the level of the I/O
the corresponding I/O pin
pins configured as outputs and to monitor the level of
the I/O pins configured as inputs.
If IOxDIR = 0, then:
•
IOxD = 0: Corresponding GPIO pin is read as a
low
•
IOxD = 1: Corresponding GPIO pin is read as a
high
If IOxDIR = 1, then:
•
IOxD = 0: Set corresponding GPIO pin to low
•
IOxD = 1: Set corresponding GPIO pin to high
(1)
x = value from 0 to 7
Submit Documentation Feedback
Functional Overview
85



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com