| 전자부품 데이터시트 검색엔진 |
|
CMV2000 데이터시트(PDF) 65 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
CMV2000 데이터시트(HTML) 65 Page - ams-OSRAM AG |
|
65 / 87 page ![]() CMV2000 Functional description Datasheet • PUBLIC • Document Feedback DS000734 • v8-00 • 2025-Jul-07 65 / 87 / 7.6 Configuring on-chip data 7.6.1 Offset and gain 7.6.1.1 Offset A digital offset can be applied to the output signal. This dark level offset can be programmed by setting the desired value in the sequencer register. The 14-bit register value is a 2- complement number, allowing to have a positive and a negative offset (from 8191 to -8192). The ADC itself has a fixed offset of 70. So, the dark- level @ output = 70 + Offset (in 2’s complement). For example, register value 16323 (11 1111 1100 0011) equals - 61 in 2’s complement. The default dark-level is thus set at 70 - 61 = 9 digital numbers. Table 28: Offset Register name Register address Default value Description of the value Offset 100[7:0] 101[5:0] 16323 Defines the dark level offset applied to the output signal (min = 0, max = 16383). The value is in 2’s complement: Decimal Binary 2’s comp. 0 00 0000 0000 0000 0 1 00 0000 0000 0001 1 … … … 8191 01 1111 1111 1111 8191 8192 10 0000 0000 0000 -8192 8193 10 0000 0000 0001 -8191 … … … 16383 11 1111 1111 1111 -1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |