| 전자부품 데이터시트 검색엔진 |
|
PSD913F2 데이터시트(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD913F2 데이터시트(HTML) 72 Page - STMicroelectronics |
|
72 / 94 page ![]() PSD9XX Family Preliminary Information 68 NOTES: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals. 2. RD and PSEN have the same timing. 3. Any input used to select an internal PSD9XX function. 4. In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port. 5. RD timing has the same timing as DS, LDS, and UDS signals. -70 -90 -15 Turbo Symbol Parameter Conditions Min Max Min Max Min Max Off Unit tLVLX ALE or AS Pulse Width 15 20 28 ns tAVLX Address Setup Time (Note 3) 4 6 10 ns tLXAX Address Hold Time (Note 3) 7 8 11 ns tAVQV Address Valid to Data Valid (Note 3) 70 90 150 Add 10 ns t SLQV CS Valid to Data Valid 75 100 150 ns RD to Data Valid 8-Bit Bus (Note 5) 24 32 40 ns t RLQV RD or PSEN to Data Valid 8-Bit Bus, 8031, 80251 (Note 2) 31 38 45 ns t RHQX RD Data Hold Time (Note 1) 0 0 0 ns tRLRH RD Pulse Width (Note 1) 27 32 38 ns tRHQZ RD to Data High-Z (Note 1) 20 25 30 ns tEHEL E Pulse Width 27 32 38 ns tTHEH R/W Setup Time to Enable 6 10 18 ns tELTL R/W Hold Time After Enable 0 0 0 ns tAVPV Address Input Valid to Address (Note 4) 20 25 30 ns Output Delay Read Timing (5 V ± 10% Versions) Microcontroller Interface – PSD9XX AC/DC Parameters (5V ± 10% Versions) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |