| 전자부품 데이터시트 검색엔진 |
|
PSD913F2 데이터시트(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD913F2 데이터시트(HTML) 79 Page - STMicroelectronics |
|
79 / 94 page ![]() Preliminary Information PSD9XX Family 75 Symbol Parameter Conditions Min Typ Max Unit tNLNH Warm RESET Active Low Time (Note 1) 300 ns tOPR RESET High to Operational Device 300 ns tNLNH-PO Power On Reset Active Low Time 1 ms Warm Reset, will abort and reset Flash tNLNH-A programming/erase cycles to Read 25 µs mode. For PSD9X4FV only. Reset Pin Timing (3 V Versions) Symbol Parameter Conditions Min Typ Max Unit tBVBH Vstby Detection to Vstbyon Output High (Note 1) 20 µs tBXBL Vstby Off Detection to Vstbyon Output Low (Note 1) 20 µs Vstbyon Timing (3 V Versions) NOTE: 1. RESET will not reset Flash programming/erase cycles. 2. RESET will abort Flash programming or erase cycle. NOTE: 1. Vstbyon is measured at VCC ramp rate of 2 ms. -12 -15 -20 Symbol Parameter Conditions Min Max Min Max Min Max Unit tLVDV ALE Access Time from Power Down 145 150 200 ns Maximum Delay from APD Enable Using tCLWH to Internal PDN Valid Signal CLKIN Input 15 * tCLCL (µs) (Note 1) µs Power Down Timing (3 V Versions) NOTE: 1. tCLCL is the CLKIN clock period. Microcontroller Interface – PSD9XXFV AC/DC Parameters (3 V Versions) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |