전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PSD913F2 데이터시트(PDF) 73 Page - STMicroelectronics

부품명 PSD913F2
상세설명  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD913F2 데이터시트(HTML) 73 Page - STMicroelectronics

Back Button PSD913F2 Datasheet HTML 69Page - STMicroelectronics PSD913F2 Datasheet HTML 70Page - STMicroelectronics PSD913F2 Datasheet HTML 71Page - STMicroelectronics PSD913F2 Datasheet HTML 72Page - STMicroelectronics PSD913F2 Datasheet HTML 73Page - STMicroelectronics PSD913F2 Datasheet HTML 74Page - STMicroelectronics PSD913F2 Datasheet HTML 75Page - STMicroelectronics PSD913F2 Datasheet HTML 76Page - STMicroelectronics PSD913F2 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 94 page
background image
Preliminary Information
PSD9XX Family
69
-70
-90
-15
Symbol
Parameter
Conditions
Min
Max
Min
Max
Min
Max
Unit
tLVLX
ALE or AS Pulse Width
15
20
28
tAVLX
Address Setup Time
(Note 1)
4
6
10
ns
tLXAX
Address Hold Time
(Note 1)
7
8
11
ns
tAVWL
Address Valid to Leading Edge of WR
(Notes 1 and 3)
8
15
20
ns
t SLWL
CS Valid to Leading Edge of WR
(Note 3)
12
15
20
ns
t DVWH
WR Data Setup Time
(Note 3)
25
35
45
ns
t WHDX
WR Data Hold Time
(Note 3)
4
5
5
ns
t WLWH
WR Pulse Width
(Note 3)
31
35
45
ns
tWHAX1
Trailing Edge of WR to Address Invalid
(Note 3)
6
8
10
ns
tWHAX2
Trailing Edge of WR to DPLD Address
Input Invalid
(Note 3 and 4)
0
0
0
ns
tWHPV
Trailing Edge of WR to Port Output
Valid Using I/O Port Data Register
(Note 3)
27
30
38
ns
tAVPV
Address Input Valid to Address
(Note 2)
20
25
30
ns
Output Delay
Write Timing (5 V ± 10% Versions)
Microcontroller Interface – PSD9XX AC/DC Parameters
(5V ± 10% Versions)
NOTES: 1.
Any input used to select an internal PSD9XX function.
2.
In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port.
3.
WR timing has the same timing as E, LDS, UDS, WRL, and WRH signals.
4.
Address Hold Time for DPLD inputs that are used to generate chip selects for internal PSD memory.
-70
-90
-15
Fast
Slew
PT
TURBO
Rate
Symbol
Parameter
Conditions Min
Max
Min
Max
Min
Max
Aloc
OFF
(Note 1)
Unit
tPD
PLD Input Pin/Feedback
to PLD Combinatorial
20
25
32
Add 2
Add 10 Sub 2
ns
Output
tARD
PLD Array Delay
Any
11
16
22
Add 2
ns
Micro
⇔Cell
PLD Combinatorial Timing (5 V ± 10%)
NOTE: 1. Fast Slew Rate output available on PA[3:0], PB[3:0], and PD[2:0].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com