전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STLS2F02 데이터시트(PDF) 13 Page - STMicroelectronics

부품명 STLS2F02
상세설명  Loongson 2F high performance 64-bit superscalar MIPS® microprocessor
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLS2F02 데이터시트(HTML) 13 Page - STMicroelectronics

Back Button STLS2F02 Datasheet HTML 9Page - STMicroelectronics STLS2F02 Datasheet HTML 10Page - STMicroelectronics STLS2F02 Datasheet HTML 11Page - STMicroelectronics STLS2F02 Datasheet HTML 12Page - STMicroelectronics STLS2F02 Datasheet HTML 13Page - STMicroelectronics STLS2F02 Datasheet HTML 14Page - STMicroelectronics STLS2F02 Datasheet HTML 15Page - STMicroelectronics STLS2F02 Datasheet HTML 16Page - STMicroelectronics STLS2F02 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 49 page
background image
STLS2F02
Interface description
13/49
2.6
Interrupt signals
The STLS2F02 processor supports up to 12 external interrupts and one non-maskable
interrupt (NMI). There are 4 PCI interrupt signals, 4 special interrupt signals and 4
configurable GPIO interrupt. There are also 3 internal interrupts, two PCI bus error report
signals and one DDR2 control interrupt. When an interrupt occurs, the processor handles
the exception. Table 6 details the interrupt signals.
2.7
JTAG signals
The STLS2F02 provides a JTAG-compliant boundary scan interface. The JTAG interface is
particularly suitable for testing the processor pins for connectivity. Table 7 details the JTAG
signals.
2.8
Test and control signals
On the STLS2F02 chip, the test signals are only used for chip physical test, for example
scan chain test. When the chip works normally, these signals are set invalid (to 1).
Table 6.
Interrupt interface signals
Name
Input/output
Description
INTn[3:0]
I
4 external interrupt signals. OR operations are performed
on these signals with interrupt register from bit 5 to bit 2
separately
NMIn
I
NMI. An OR operation is performed on the NOT-value of
this signal and the interrupt register’s 6th bit
GPIO[3:0]
I/O
These interrupts should be enabled in the interrupt
controller and can be configured as different active power
level and different trigger mode. These interrupts could be
routed to interrupt register bit 0/1
PCI_IRQ[3:0]
I
These interrupts should be enabled in the interrupt
controller and low active. These interrupts could be routed
to interrupt register bit 0/1
PCI_PERR
I/O
PCI bus parity error, high pulse active. These interrupts
could be routed to interrupt register bit 0/1
PCI_SERR
I/O
PCI bus error, high pulse active. These interrupts could be
routed to interrupt register bit 0/1
Table 7.
JTAG interface signals
Name
Input/output
Description
TDI
I
JTAG serial scan data input
TDO
O
JTAG serial scan data input
TMS
I
JTAG command, indicating that the input serial data is a
command.
TCK
I
JTAG serial scan clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com