| 전자부품 데이터시트 검색엔진 |
|
STLS2F02 데이터시트(PDF) 36 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLS2F02 데이터시트(HTML) 36 Page - STMicroelectronics |
|
36 / 49 page ![]() DDR2 SDRAM controller interface description STLS2F02 36/49 4.5 DDR2 SDRAM sample mode configuration A DDR2 SDRAM controller is integrated in the STLS2F02. A delay compensation circuit (using a DLL) samples return data on DQS. Since there is a data return path delay between the memory controller and the SDRAM module, it is necessary to introduce a set of control signals to measure the delay. The control signals of DDR2_GATE_I[3:0] and DDR2_GATE_O[3:0] are used for the delay measurement. On the PCB the signals DDR2_GATE_I and DDR2_GAT_O are connected together to imitate the wiring delay on the PCB. The sampling accuracy is thus guaranteed. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |