H8SX1663 datasheet(173/1158 Pages) RENESAS

173 / 1158 page

Section 5 Interrupt Controller

Rev.1.00 Jun. 07, 2006 Page 121 of 1102

REJ09B0294-0100

5.6.4

Interrupt Response Times

Table 5.4 shows interrupt response times – the interval between generation of an interrupt request

and execution of the first instruction in the interrupt handling routine. The symbols for execution

states used in table 5.4 are explained in table 5.5.

This LSI is capable of fast word transfer to on-chip memory, so allocating the program area in on-

chip ROM and the stack area in on-chip RAM enables high-speed processing.

Table 5.4

Interrupt Response Times

Normal Mode*

Advanced Mode

Maximum Mode*

Execution State

Interrupt

Control

Mode 0

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

Interrupt

Control

Mode 2

Interrupt priority determination*

Number of states until executing

instruction ends*

1 to 19 + 2·S

PC, CCR, EXR stacking

K to 2·SK*

2·S

K to 2·SK*

2·S

Vector fetch

Instruction fetch*

2·S

Internal processing*

Total (using on-chip memory)

10 to 31

11 to 31

10 to 31

11 to 31

Notes: 1. Two states for an internal interrupt.

2. In the case of the MULXS or DIVXS instruction

3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling routine.

4. Internal operation after interrupt acceptance or after vector fetch

5. Not available in this LSI.

6. When setting the SP value to 4n, the interrupt response time is S

K; when setting to 4n +

2, the interrupt response time is 2·S

H8SX1663 데이터시트(PDF) 173 Page - Renesas Technology Corp

H8SX1663 데이터시트(HTML) 173 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL