| 전자부품 데이터시트 검색엔진 |
|
SH7052 데이터시트(PDF) 387 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7052 데이터시트(HTML) 387 Page - Renesas Technology Corp |
|
387 / 919 page ![]() 361 IMF (ICF) Setting Timing in Compare-Match: The IMF bit and CMF bit are set to 1 in the timer status register (TSR) by the compare-match signal generated when the general register (GR) output compare register (OCR), or cycle register (CYLR) value matches the timer counter (TCNT) value. The compare-match signal is generated in the last state of the match (when the matched TCNT count value is updated). The timing in this case is shown in figure 10.38. CK TCNT GR(CYLR) N N N + 1 TCNT input clock Compare-match signal Interrupt status flag IMF (CMF) Interrupt request signal IMI (CMI) Figure 10.38 IMF (CMF) Setting Timing in Compare-Match |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |