전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7220 데이터시트(PDF) 56 Page - Renesas Technology Corp

부품명 7220
상세설명  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  303 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7220 데이터시트(HTML) 56 Page - Renesas Technology Corp

Back Button 7220 Datasheet HTML 52Page - Renesas Technology Corp 7220 Datasheet HTML 53Page - Renesas Technology Corp 7220 Datasheet HTML 54Page - Renesas Technology Corp 7220 Datasheet HTML 55Page - Renesas Technology Corp 7220 Datasheet HTML 56Page - Renesas Technology Corp 7220 Datasheet HTML 57Page - Renesas Technology Corp 7220 Datasheet HTML 58Page - Renesas Technology Corp 7220 Datasheet HTML 59Page - Renesas Technology Corp 7220 Datasheet HTML 60Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 303 page
background image
2-29
7220 Group User’s Manual
FUNCTIONAL DESCRIPTION
2.5 Interrupts
2.5.2 Interrupt control
Each interrupt can be controlled with the interrupt request bit, the interrupt control bit, and the interrupt
disable flag.
Reset
Interrupt enable bit
Interrupt disable flag (I)
Start of
interrupt
process
Interrupt request bit
BRK instruction
Fig. 2.5.2 Interrupt control logic
(1)
Interrupt request bit
When an interrupt request occurs, the corresponding bit of the interrupt request register is set to “1.”
The interrupt request is held active until an interrupt is accepted or “0” is written to the relevant bit
by software. The bit is automatically cleared to “0” simultaneously when the interrupt is accepted.
Interrupt request bits are cleared to “0” (to clear the interrupt request) by software but are not set
to “1” (to generate the interrupt request) by software.
Each interrupt request bit is assigned to interrupt request registers 1 and 2 (addresses 00FC16 and
00FD16).
(2)
Interrupt enable bit
Interrupt enable bits control the acceptance of each interrupt.
When the interrupt enable bit is cleared to “0” (to disable an interrupt), the interrupt cannot be
accepted. Conversely, when the interrupt enable bit is set to “1” (to enable an interrupt), the interrupt
is accepted. However, if the interrupt disable flag is set to “1,” the interrupt cannot be accepted even
when the interrupt enable bit is set to “1.”
Each interrupt enable bit is assigned to interrupt control registers 1 and 2 (addresses 00FE16 and
00FF16).
(3)
Interrupt disable flag (I)
The interrupt disable flag (I) is assigned to bit 2 of the processor status register. When the interrupt
disable flag is set to “1,” all interrupts except the BRK instruction interrupt are disabled; when the
flag is cleared to “0,” interrupts are enabled. However, if the interrupt disable flag is cleared to “0,”
the interrupt cannot be accepted even when the interrupt enable bit is “0.”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com