7721 datasheet(303/577 Pages) RENESAS

303 / 577 page

7721 Group User’s Manual

13-24

DMA CONTROLLER

13.3 Control

Fig. 13.3.2 Example of timing from determination of DMA request until DMA transfer execution

The above timing diagram applies on the following conditions:

• Single transfer mode, or Repeat transfer mode

• 2-bus cycle transfer

• No Wait

• DMAACKi valid, TC valid

• External source (DMAREQi)

• After DMAi request occurs (“L” is input to the DMAREQi pin.), the right to use bus is relinquished to DMAC

at the shortest time.

φ1

ALE

R/W

Address

Address/Data

DMAi enable bit

DMAREQi

DMAi request bit

BUS REQUEST(DMAC)

Bus request sampling

DMAACKi

ST1

ST0

DMAi interrupt

request bit

SAR

DAR

PC,PG

SAR

DAR

Data

Transition of right

to use bus

1-unit transfer

Read cycle

Write cycle

When DMAi request is

sampled at this point

Data

When Burst transfer mode (edge sense) selected

When Burst transfer mode (level sense) selected

When Cycle-steal transfer mode selected

V: Channel priority level determination and bus

use priority level determination (1.5 cycles of

φ)

7721 데이터시트(PDF) 303 Page - Renesas Technology Corp

7721 데이터시트(HTML) 303 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL