7733 datasheet(343/940 Pages) RENESAS

343 / 940 page

CONNECTING EXTERNAL DEVICES

7733 Group User’s Manual

12–18

<<No wait>>

Sampling timing

Clock

CPU

RDY

ALE

Bus is not in use.

Bus is in use.

Ready state is terminated.

“L” level which is input to pin RDY is

accepted, so that signal E is stopped

at “H” level for 1 cycle of clock

(area

), and

CPU

is stopped

at “L” level.

“L” level which is input to pin RDY

is not accepted, but

CPU

is stopped at

“L” level.

“L” level which is input to pin RDY

is accepted, so that signal E is stopped

at “L” level for 1 cycle of clock

(area

), and

CPU

is stopped at

“L” level.

“L” level which is input to pin RDY is not

accepted because it is sampled

immediately before a wait generated by

software (area

), but

CPU

is stopped

at “L” level.

Sampling timing

Clock

CPU

RDY

ALE

<<Wait 0>>

Bus is in use.

Sampling timing

Clock

CPU

RDY

ALE

<<Wait 1>>

Bus is in use.

Fig. 12.3.1 Timings when ready state is accepted and terminated

12.3 Ready function

7733 데이터시트(PDF) 343 Page - Renesas Technology Corp

7733 데이터시트(HTML) 343 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL