7733 datasheet(236/940 Pages) RENESAS

236 / 940 page

SERIAL I/O

7733 Group User’s Manual

8–33

Fig. 8.3.7 Transmit operation

____

Fig. 8.3.8 Example of transmit timing (when internal clock and CTS function are selected)

8.3 Clock synchronous serial I/O mode

CLKi pin’s clock

UARTi transmission buffer register

Transmit data

MSB

LSB

UARTi transmission register

This is applied when the CLK polarity selection bit = “0.”

When the CLK polarity selection bit = “1,” data is shifted at the rising edge of

the transfer clock of CLKi pin.

D0 D1 D2 D3 D4 D5 D6 D7

TCLK

CTSi

CLKi

TENDi

TxDi

“H”

“L”

“0”

“1”

“0”

“1”

“0”

“1”

“0”

“1”

Data is set in UARTi transmission buffer register.

Transmit enable bit

Transmission buffer

empty flag

Transfer clock

Stopped because CTSi pin’s level = “H”

UARTi transmission register

←UARTi transmission buffer register

The above timing diagram is applied when

the following conditions are satisfied:

• Internal clock is selected.

CTS

function is selected.

CLK polarity selection bit = “0.”

UARTi transmit interrupt

request bit

Cleared to “0” when an interrupt request is accepted; otherwise,

cleared by software.

Transmission register

empty flag

Stopped because transmit enable bit = “0”

TENDi: Next transmit conditions are checked when this signal level becomes “H.”

(TENDi is an internal signal. Accordingly, it cannot be read from the external.)

Tc = TCLK = 2(n+1)/fi

fi: BRGi’s count source frequency (f2, f16, f64, or f512)

n: Value set to BRGi

•

7733 데이터시트(PDF) 236 Page - Renesas Technology Corp

7733 데이터시트(HTML) 236 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL