전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS8422-DNZ 데이터시트(PDF) 52 Page - Cirrus Logic

부품명 CS8422-DNZ
상세설명  24-bit, 192 kHz, Asynchronous Sample Rate Converter with
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8422-DNZ 데이터시트(HTML) 52 Page - Cirrus Logic

Back Button CS8422-DNZ Datasheet HTML 48Page - Cirrus Logic CS8422-DNZ Datasheet HTML 49Page - Cirrus Logic CS8422-DNZ Datasheet HTML 50Page - Cirrus Logic CS8422-DNZ Datasheet HTML 51Page - Cirrus Logic CS8422-DNZ Datasheet HTML 52Page - Cirrus Logic CS8422-DNZ Datasheet HTML 53Page - Cirrus Logic CS8422-DNZ Datasheet HTML 54Page - Cirrus Logic CS8422-DNZ Datasheet HTML 55Page - Cirrus Logic CS8422-DNZ Datasheet HTML 56Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 82 page
background image
52
DS692PP1
CS8422
1 - RMCK
SRC_MCLK[1:0] - Controls the master clock (MCLK) source for the sample rate converter. See “SRC Mas-
ter Clock” on page 38 for details.
00 - XTI-XTO. If XTI is connected to GND or VL and XTO is left floating, the SRC MCLK will be the internal
ring oscillator.
01 - PLL clock
10 - Internal Ring Oscillator
11 - Reserved
SRC_DIV – Divide-by-two for the SRC MCLK source. Valid only if SRC_MCLK = 00.
0 - SRC MCLK is not divided. Maximum allowable SRC MCLK frequency is 33 MHz.
1 - SRC MCLK is divided. Maximum allowable SRC MCLK frequency is 49.152 MHz.
11.9
Recovered Master Clock Ratio Control & Misc. (09h)
RMCK[3:0] – Selects the RMCK/Fsi ratio, where Fsi is the sample rate of the incoming AES3-compatible
data or ISCLK/64. Note: If a serial audio output port is in master mode and sourced directly by the AES3
receiver, then RMCK is the master clock source for the selected serial output port and RMCK[3:0] determine
the MCLK/OLRCK ratio for the selected serial output port.
0000 - RMCK = 64 x Fsi
0001 - RMCK = 96 x Fsi
0010 - RMCK = 128 x Fsi
0011 - RMCK = 192 x Fsi
0100 - RMCK = 256 x Fsi
0101 - RMCK = 384 x Fsi
0110 - RMCK = 512 x Fsi
0111 - RMCK = 768 x Fsi
1000 - RMCK = 1024 x Fsi
SRC_MUTE – When SRC_MUTE is set to ‘1’, the SRC will soft-mute when it loses lock and soft unmute
when it regains lock.
0 - Soft mute disabled
1 - Soft mute enabled
11.10 Data Routing Control(0Ah)
SDOUT1[1:0] - Controls the data source for SDOUT1
7
6
543210
RMCK3
RMCK2
RMCK1
RMCK0
SRC_MUTE
Reserved
Reserved
Reserved
0
0
001
7
6
543210
SDOUT1(1)
SDOUT1(0)
SDOUT2(1)
SDOUT2(0)
MUTESAO1
MUTESAO2
SRCD
Reserved
0
0
01000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com