| 전자부품 데이터시트 검색엔진 |
|
PCIMX258CJM4A 데이터시트(PDF) 112 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX258CJM4A 데이터시트(HTML) 112 Page - Freescale Semiconductor, Inc |
|
112 / 144 page ![]() i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3 112 Freescale Semiconductor Figure 82. Start-up Sequence The output data can be read from adcout11...adcout0, and is available tdata nanoseconds after the rising edge of eoc. The reset signal and the digital signals controlling the analog switches (ypsw, xpsw, ynsw, xnsw) are totally asynchronous. The following conditions are necessary to guarantee the correct operation of the ADC: • The input multiplexer selection (selin11…selin0) is stable during both the last clock cycle (14th) and the first clock cycle (1st). The best way to guarantee this is to make the input multiplexer selection during clock cycles 2 to 13. • The references are stable during clock cycle 1 to 13. The best way to guarantee this is to make the reference multiplexer selection (selrefp and selrefn) before issuing an soc pulse and changing it only after an eoc pulse has been acquired, during the last clock cycle (14). |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |