 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PCIMX258CJM4A 데이터시트(PDF) 113 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX258CJM4A 데이터시트(HTML) 113 Page - Freescale Semiconductor, Inc |
|
|
113 / 144 page  i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3 Freescale Semiconductor 113 Figure 83 shows the timing for ADC normal operation. Figure 83. Timing for ADC Normal Operation When the ADC is used so that the idle clock cycles occur between conversions (due to the negation of soc), the selin inputs must be stable at least 1 clock cycle before the clock's rising edge where the soc signal is latched. Also, selrefp and selrefn must be stable by the time the soc signal is latched. These conditions are met if enadc=1 and reset=0 throughout ADC operation, including the idle cycles. If the conditions are not met, or if power is lost during ADC operation, then a new start-up sequence is required for ADC to become operational again. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
