MPC8308VMAGDA datasheet(29/88 Pages) FREESCALE

29 / 88 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 0

Freescale Semiconductor

High-Speed Serial Interfaces (HSSI)

NOTE

Figure 20 to Figure 23 below are for conceptual reference only. Due to the

fact that clock driver chip's internal structure, output impedance and

termination requirements are different between various clock driver chip

manufacturers, it is very possible that the clock circuit reference designs

provided by clock driver chip vendor are different from what is shown

below. They might also vary from one vendor to the other. Therefore,

Freescale Semiconductor can neither provide the optimal clock driver

reference circuits, nor guarantee the correctness of the following clock

driver connection reference circuits. The system designer is recommended

to contact the selected clock driver chip vendor for the optimal reference

circuits with the MPC8308 SerDes reference clock receiver requirement

provided in this document.

Figure 20 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It

assumes that the DC levels of the clock driver chip is compatible with MPC8308 SerDes reference clock

input’s DC requirement.

Figure 20. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)

SD_REF_CLK

Clock Driver

100

Ω differential PWB trace

Clock driver vendor dependent

source termination resistor

SerDes Refer.

CLK Receiver

Clock Driver

CLK_Out

HCSL CLK Driver Chip

Total 50

Ω. Assume clock driver’s

output impedance is about 16

Ω.

MPC8308

CLK_Out

MPC8308VMAGDA 데이터시트(PDF) 29 Page - Freescale Semiconductor, Inc