 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
68HC05CL48 데이터시트(PDF) 72 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
68HC05CL48 데이터시트(HTML) 72 Page - Motorola, Inc |
|
|
72 / 145 page  GENERAL RELEASE SPECIFICATION June 11, 1997 MOTOROLA TIMER MC68HC05CL48 8-20 REV 2.0 Figure 8-7. ONE Second Watch Timer 8.3.1 Watch Timer Control & Status Register (WTCSR) WTOFF 1 = Disable Watch Timer 0 = Enable Watch Timer WTR Writing a ‘1’ to this bit will generate a reset pulse to reset the Watch Timer. Reading this bit will always return a ‘0’. WTOIE 1 = Enable 1 second interrupt. 0 = Disable 1 second interrupt. WTOF 1 = Flag set by transition of the 15-bit free running counter from $7FFF to $0000 0 = Flag cleared by writing a 0 to the WTOF bit. 7654 3 210 WTCSR $0023 READ WTOFF 0 WTOIE WTOF WRITE WTR RESET ---- 0 0 0 0 U = UNAFFECTED 15-bit Free Running Counter 32kHz External Clock WTOIE WRT WTOFF WTOF RESET OFF 1 second overflow WTimer Interrupt |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
