KM416RD8AS-RBM80 datasheet(29/64 Pages) SAMSUNG

29 / 64 page

Page 26

KM416RD8AS

Direct RDRAM™

Rev. 0.9 July. 1999

Target

Control Register Transactions

The RDRAM has two CMOS input pins SCK and CMD and

two CMOS input/output pins SIO0 and SIO1. These provide

serial access to a set of control registers in the RDRAM.

These control registers provide configuration information to

the controller during the initialization process. They also

allow an application to select the appropriate operating mode

of the RDRAM.

SCK (serial clock) and CMD (command) are driven by the

controller to all RDRAMs in parallel. SIO0 and SIO1 are

connected (in a daisy chain fashion) from one RDRAM to

the next. In normal operation, the data on SIO0 is repeated

on SIO1, which connects to SIO0 of the next RDRAM (the

data is repeated from SIO1 to SIO0 for a read data packet).

The controller connects to SIO0 of the first RDRAM.

Write and read transactions are each composed of four

packets, as shown in Figure 23 and Figure 24. Each packet

consists of 16 bits, as summarized in Table 16 and Table 17.

The packet bits are sampled on the falling edge of SCK. A

transaction begins with a SRQ (Serial Request) packet. This

packet is framed with a 11110000 pattern on the CMD input

(note that the CMD bits are sampled on both the falling edge

and the rising edge of SCK). The SRQ packet contains the

SOP3..SOP0 (Serial Opcode) field, which selects the trans-

action type. The SDEV5..SDEV0 (Serial Device address)

selects one of the 32 RDRAMs. If SBC (Serial Broadcast) is

set, then all RDRAMs are selected. The SA (Serial Address)

packet contains a 12 bit address for selecting a control

A write transaction has a SD (Serial Data) packet next. This

contains 16 bits of data that is written into the selected

control register. A SINT (Serial Interval) packet is last,

providing some delay for any side-effects to take place. A

read transaction has a SINT packet, then a SD packet. This

provides delay for the selected RDRAM to access the

control register. The SD read data packet travels in the oppo-

site direction (towards the controller) from the other packet

types. The SCK cycle time will accomodate the total delay.

Figure 23: Serial Write (SWR) Transaction to Control Register

SRQ - SWR command

1111

00000000...00000000

SRQ - SWR command

0000

SINT

00000000...00000000

SCK

CMD

SIO0

SIO1

T36

T20

T52

T68

Each packet is repeated

from SIO0 to SIO1

1111

next transaction

Figure 24: Serial Read (SRD) Transaction Control Register

SRQ - SRD command

1111

00000000...00000000

SRQ - SRD command

0000

SINT

00000000...00000000

SCK

CMD

SIO0

SIO1

T36

T20

T52

T68

First 3 packets are repeated

from SIO0 to SIO1

non-addressed RDRAMs pass

0/SD15..SD0/0 from SIO1 to SIO0

1111

next transaction

controller drives

0 on SIO0

addressed RDRAM drives

0/SD15..SD0/0 on SIO0

KM416RD8AS-RBM80 데이터시트(PDF) 29 Page - Samsung semiconductor

KM416RD8AS-RBM80 데이터시트(HTML) 29 Page - Samsung semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL