전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

KM416RD8AS-RBM80 데이터시트(PDF) 38 Page - Samsung semiconductor

부품명 KM416RD8AS-RBM80
상세설명  128Mbit RDRAM 256K x 16 bit x 2*16 Dependent Banks Direct RDRAMTM for Consumer Package
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SAMSUNG [Samsung semiconductor]
홈페이지  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM416RD8AS-RBM80 데이터시트(HTML) 38 Page - Samsung semiconductor

Back Button KM416RD8AS-RBM80 Datasheet HTML 34Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 35Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 36Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 37Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 38Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 39Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 40Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 41Page - Samsung semiconductor KM416RD8AS-RBM80 Datasheet HTML 42Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 64 page
background image
Page 35
KM416RD8AS
Direct RDRAM™
Rev. 0.9 July 1999
Target
.
Figure 36: NAPX Register
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0 DQS
NAPX4..0
NAPXA4..0
Control Register: NAPX
Address: 04516
Read/write register.
Reset value is undefined
Note - tSCYCLE is tCYCLE1 (SCK cycle time).
NAPXA4..0 - Nap Exit Phase A. This field specifies
the number of SCK cycles during the first phase for
exiting NAP mode. It must satisfy:
NAPXA•t SCYCLE ≥ tNAPXA,MAX
Do not set this field to zero.
NAPX4..0 - Nap Exit Phase A plus B. This field specifies the number of SCK
cycles during the first plus second phases for exiting NAP mode. It must satisfy:
NAPX•t SCYCLE ≥ NAPXA•t SCYCLE+tNAPXB,MAX
Do not set this field to zero.
DQS - DQ Select. This field specifies the number of SCK cycles (0 => 0.5
cycles, 1 => 1.5 cycles) between the CMD pin framing sequence and the device
selection on DQ5..0. See Figure 48 - This field must be written with a
″1″ for
this RDRAM.
Figure 37: PDNXA Register
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
0
0
PDNXA12..0
Read/write register.
Reset value is undefined
PDNXA4..0 - PDN Exit Phase A. This field specifies
the number of (64•SCK cycle) units during the first
phase for exiting PDN mode. It must satisfy:
PDNXA•64•t SCYCLE ≥ tPDNXA,MAX
Do not set this field to zero.
Note - only PDNXA5..0 are implemented.
Note - tSCYCLE is tCYCLE1 (SCK cycle time).
Control Register: PDNXA
Address: 04616
Figure 38: PDNX Register
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
0
0
PDNX12..0
Read/write register.
Reset value is undefined
PDNX4..0 - PDN Exit Phase A plus B. This field spec-
ifies the number of (256•SCK cycle) units during the
first plus second phases for exiting PDN mode. It must
satisfy:
PDNX•256•t SCYCLE ≥ PDNXA•64•t SCYCLE+
tPDNXB,MAX
Do not set this field to zero.
Note - only PDNX2..0 are implemented.
Note - tSCYCLE is tCYCLE1 (SCK cycle time).
Control Register: PDNX
Address: 04716



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com