전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

910GL 데이터시트(PDF) 138 Page - Intel Corporation

부품명 910GL
상세설명  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

910GL 데이터시트(HTML) 138 Page - Intel Corporation

Back Button 910GL Datasheet HTML 134Page - Intel Corporation 910GL Datasheet HTML 135Page - Intel Corporation 910GL Datasheet HTML 136Page - Intel Corporation 910GL Datasheet HTML 137Page - Intel Corporation 910GL Datasheet HTML 138Page - Intel Corporation 910GL Datasheet HTML 139Page - Intel Corporation 910GL Datasheet HTML 140Page - Intel Corporation 910GL Datasheet HTML 141Page - Intel Corporation 910GL Datasheet HTML 142Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 426 page
background image
Host-PCI Express* Bridge Registers (D1:F0)
(Intel® 82915G/82915P/82915PL Only)
R
138
Datasheet
8.1.16
MLIMIT1—Memory Limit Address (D1:F0)
PCI Device:
1
Address Offset:
22h
Default Value:
0000h
Access:
R/W
Size:
16 bits
This register controls the processor-to-PCI Express Graphics non-prefetchable memory access
routing based on the following formula:
MEMORY_BASE
≤ address ≤ MEMORY_LIMIT
The upper 12 bits of the register are read/write and correspond to the upper 12 address bits
A[31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes
when read. Configuration software must initialize this register. For the purpose of address decode,
address bits A[19:0] are assumed to be FFFFFh. Thus, the top of the defined memory address
range will be at the top of a 1-MB aligned memory block.
Note:
Memory range covered by MBASE and MLIMIT registers are used to map non-prefetchable PCI
Express Graphics address ranges (typically, where control/status memory-mapped I/O data
structures of the graphics controller will reside) and PMBASE and PMLIMIT are used to map
prefetchable address ranges (typically, graphics local memory). This segregation allows
application of USWC space attribute to be performed in a true plug-and-play manner to the
prefetchable address range for improved processor-PCI Express memory access performance.
Note:
Configuration software is responsible for programming all address range registers (prefetchable,
non-prefetchable) with the values that provide exclusive address ranges (i.e., prevent overlap with
each other and/or with the ranges covered with the main memory). There is no provision in the
(G)MCH hardware to enforce prevention of overlap and operations of the system in the case of
overlap are not guaranteed.
Bit
Access &
Default
Description
15:4
R/W
000h
Memory Address Limit (MLIMIT): This field corresponds to A[31:20] of the
upper limit of the address range passed to PCI Express*.
3:0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com