전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

910GL 데이터시트(PDF) 100 Page - Intel Corporation

부품명 910GL
상세설명  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

910GL 데이터시트(HTML) 100 Page - Intel Corporation

Back Button 910GL Datasheet HTML 96Page - Intel Corporation 910GL Datasheet HTML 97Page - Intel Corporation 910GL Datasheet HTML 98Page - Intel Corporation 910GL Datasheet HTML 99Page - Intel Corporation 910GL Datasheet HTML 100Page - Intel Corporation 910GL Datasheet HTML 101Page - Intel Corporation 910GL Datasheet HTML 102Page - Intel Corporation 910GL Datasheet HTML 103Page - Intel Corporation 910GL Datasheet HTML 104Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 426 page
background image
MCHBAR Registers
R
100
Datasheet
5.1.7
C0DCLKDIS—Channel A DRAM Clock Disable
MMIO Range:
MCHBAR
Address Offset:
10Ch
Default Value:
00h
Access:
R/W
Size:
8 bits
This register can be used to disable the system memory clock signals to each DIMM slot. This can
significantly reduce EMI and Power concerns for clocks that go to unpopulated DIMMs. Clocks
should be enabled based on whether a slot is populated, and what kind of DIMM is present.
Bit
Access &
Default
Description
7:6
Reserved
5
R/W
0b
DIMM Clock Gate Enable Pair 5
0 = Tri-state the corresponding clock pair.
1 = Enable the corresponding clock pair.
4
R/W
0b
DIMM Clock Gate Enable Pair 4
0 = Tri-state the corresponding clock pair.
1 = Enable the corresponding clock pair.
3
R/W
0b
DIMM Clock Gate Enable Pair 3
0 = Tri-state the corresponding clock pair.
1 = Enable the corresponding clock pair.
2
R/W
0b
DIMM Clock Gate Enable Pair 2
0 = Tri-state the corresponding clock pair.
1 = Enable the corresponding clock pair.
1
R/W
0b
DIMM Clock Gate Enable Pair 1
0 = Tri-state the corresponding clock pair.
1 = Enable the corresponding clock pair.
0
R/W
0b
DIMM Clock Gate Enable Pair 0
0 = Tri-state the corresponding clock pair.
1 = Enable the corresponding clock pair.
Note:
Since there are multiple clock signals assigned to each Rank of a DIMM, it is important to clarify
exactly which Rank width field affects which clock signal:
Channel
Rank
Clocks Affected
0
0 or 1
SCLK_A[2:0]/ SCLK_A[2:0]#
0
2 or 3
SCLK_A[5:3]/ SCLK_A[5:3]#
1
0 or 1
SCLK_B[2:0]/ SCLK_B[2:0]#
1
2 or 3
SCLK_B[5:3]/ SCLK_B[5:3]#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com