C5NPD0-DS datasheet(29/100 Pages) FREESCALE

29 / 100 page

Pin Descriptions Grouped by Function

V 04

• Fabric Processor Interface Signals

• BMU SDRAM Interface Signals

• TLU SRAM Interface Signals

• QMU SRAM Interface Signals

• Power Supply Signals

• Test Signals

• No Connection Pins

LVTTL and LVPECL

Specifications

C-5 NP pins are the following types:

• Low Voltage TTL-Compatible (LVTTL). The C-5 NP’s LVTTL pins conform to the JEDEC

JESD8-B specification.

• Low Voltage Positive Emitter Coupled Logic (LVPECL). The C-5 NP’s LVPECL pins

conform to the JEDEC JESD8-2 specification.

Clock Signals

Table 5 describes the C-5 NP clock signals.

Table 5 Clock and Reference Signals

SIGNAL NAME

PIN #

TOTAL

TYPE

I/O

SIGNAL DESCRIPTION

SCLK*

SCLKX*

H15

G15

LVPECL

Core Clock Rate (Differential)

CCLK0

K12

LVTTL

1_544MHZ_CLK (T1)†

CCLK1

J13

LVTTL

2_048MHZ_CLK (E1)†

CCLK2

J15

LVTTL

34_368MHZ_CLK (E3)†

CCLK3

I12

LVTTL

44_736MHZ_CLK (T3)†

CCLK4

I14

LVTTL

50MHZ_CLK (100Mbit Ethernet)†

CCLK5

H13

LVTTL

106_25MHZ_CLK (Fibre Channel)†

CCLK6

K14

LVTTL

125MHZ_CLK (Gigabit Ethernet)†

CCLK7

K16

LVTTL

155_52MHZ_CLK (OC-3)†

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5NPD0-DS 데이터시트(PDF) 29 Page - Freescale Semiconductor, Inc

C5NPD0-DS 데이터시트(HTML) 29 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

데이터시트 다운로드

링크 URL