 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
C5NPD0-DS 데이터시트(PDF) 82 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
C5NPD0-DS 데이터시트(HTML) 82 Page - Freescale Semiconductor, Inc |
|
|
82 / 100 page  82 CHAPTER 3: ELECTRICAL SPECIFICATIONS C5NP MDIO Serial Interface Timing Specifications The MDIO serial interface timing is shown in Figure 19 and described in Table 47. Figure 19 MDIO Serial Interface Timing Diagram Tpah PAD/P_ctl Hold 0.0 ns Tpao PAD/P_ctl Output 2.0 6.0 ns Tpaz PAD/P_ctl Clk to Tri‡ 1.8 5.5 ns Tpav PAD/P_ctl Clk to Driven‡ 1.3 5.5 ns Tpgs PGNTX Setup 5.1 ns Tpgh PGNTX Hold 0.0 ns Tpis PIDSEL Setup 5.0 ns Tpih PIDSEL Hold 0.0 ns PRSTX** ns PINTA** ns * 66MHz PCI † P_ctl includes all PCI control parameters including: PPAR, PFRAMEX, PTRDYX, PIRDYX, PSTOPX, PDEVSELX, PPERRX, PSERRX ‡ Not fully tested, values based on design/characterization. ** Asynchronous Table 46 PCI Timing Description (continued) (continued) SYMBOL PARAMETER MIN TYP MAX UNIT Cycle 2 Cycle 3 Cycle 4 Tsic Tsids SICL SIDA (output) SIDA (input) Tsods Tsodh Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
