ADSP-21469KBZ-ENG2 datasheet(32/56 Pages) AD

32 / 56 page

Rev. PrB

Page 32 of 56

November 2008

ADSP-21469/ADSP-21469W

Preliminary Technical Data

Link Ports

Calculation of link receiver data setup and hold relative to link

clock is required to determine the maximum allowable skew

that can be introduced in the transmission path between

LDATA and LCLK. Setup skew is the maximum delay that can

be introduced in LDATA relative to LCLK, (setup skew = tLCLK-

TWH min– tDLDCH – tSLDCL). Hold skew is the maximum delay

that can be introduced in LCLK relative to LDATA, (hold skew

= tLCLKTWL min – tHLDCH – tHLDCL). Calculations made directly

from speed specifications will result in unrealistically small skew

times because they include multiple tester guardbands. The

setup and hold skew times shown below are calculated to

include only one tester guardband.

ADSP-21469 Setup Skew = TBD ns max

ADSP-21469 Hold Skew = TBD ns max

Note that there is a two-cycle effect latency between the link

port enable instruction and the DSP enabling the link port.

Table 28. Link Ports – Receive

Parameter

Min

Max

Unit

Timing Requirements

tSLDCL

Data Setup Before LCLK Low

TBD

tHLDCL

Data Hold After LCLK Low

TBD

tLCLKIW

LCLK Period

TBD

tLCLKRWL

LCLK Width Low

TBD

tLCLKRWH

LCLK Width High

TBD

Switching Characteristics

TBD

tDLALC

LACK Low Delay After LCLK High1

TBD

1 LACK goes low with tDLALC relative to rise of LCLK after first byte, but does not go low if the receiver's link buffer is not about to fill.

Figure 20. Link Ports—Receive

LCLK

LDAT7-0

LACK (OUT)

tSLDCL

tHLDCL

tDLALC

tLCLKRWL

tLCLKIW

tLCLKRWH

ADSP-21469KBZ-ENG2 데이터시트(PDF) 32 Page - Analog Devices

ADSP-21469KBZ-ENG2 데이터시트(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL