MMA8652FC datasheet(63/77 Pages) FREESCALE

63 / 77 page

MMA8652FC

Sensors

Freescale Semiconductor, Inc.

6.13.2

0x2B: CTRL_REG2 System Control 2 register

CTRL_REG2 register is used to enable Self-Test, Software Reset, and Auto-SLEEP. In addition, it enables you to configure the

SLEEP and WAKE mode power scheme selection (oversampling modes).

When the reset bit is enabled, all registers are reset and are loaded with default values. Writing ‘1’ to the RST bit immediately

resets the device, no matter whether it is in ACTIVE/WAKE, ACTIVE/SLEEP, or STANDBY mode.

The I2C communication system is reset to avoid accidental corrupted data access.

At the end of the boot process the RST bit is deasserted to 0. Reading this bit will return a value of zero.

The (S)MODS[1:0] bits select which Oversampling mode is to be used, as shown in Table 67. The Oversampling modes are

available in both WAKE Mode MOD[1:0] and also in the SLEEP Mode SMOD[1:0].

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

RST

SMODS1

SMODS0

SLPE

MODS1

MODS0

Figure 55. 0x2B CTRL_REG2 register (Read/Write)

Table 66. CTRL_REG2 register

Bit(s)

Field

Description

7ST

Self-Test Enable

Activates the self-test function.

• When ST is set, the X, Y, and Z outputs will shift.

0 Self-Test disabled (default)

1 Self-Test enabled

6RST

Software Reset

RST bit is used to activate the software reset.

• The reset mechanism is enabled in both STANDBY and ACTIVE modes.

0 Device reset disabled (default)

1 Device reset enabled.

4–3

SMODS[1:0]

SLEEP mode power scheme selection

See Table 67 and Table 68

00 (default)

2SLPE

Auto-SLEEP enable

0 Auto-SLEEP is not enabled (default)

1 Auto-SLEEP is enabled.

1–0

MODS[1:0]

ACTIVE mode power scheme selection

See Table 67 and Table 68

00 (default)

Table 67. (S)MODS Oversampling modes

(S)MODS1

(S)MODS0

Power Mode

Normal

Low Noise Low Power

High Resolution

Low Power

Table 68. MODS Oversampling modes averaging values at each ODR

ODR

Mode

Normal (00)

Low Noise Low Power (01)

High Resolution (10)

Low Power (11)

Current

μA OS Ratio

Current

μA

OS Ratio

Current

μA OS Ratio Current μA OS Ratio

1.56 Hz

TBD

128

TBD

1024

TBD

50 Hz

TBD

MMA8652FC 데이터시트(PDF) 63 Page - Freescale Semiconductor, Inc

MMA8652FC 데이터시트(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

데이터시트 다운로드

링크 URL