 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STA321 데이터시트(PDF) 67 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA321 데이터시트(HTML) 67 Page - STMicroelectronics |
|
|
67 / 157 page  STA321 Serial audio interface Doc ID 15351 Rev 3 67/157 11.2 Slave mode In this mode BICLKI/O and LRCLKI/O are configured as inputs and supplied by the external peripheral. Figure 43. Timing diagram for slave mode Table 28. Timing parameters for master mode Symbol Parameter Min Typ Max Unit tDL LRCLKI/LRCLKO propagation delay from BICLK active edge 0 - 10 ns tDDA SDATAI propagation delay from BICLKI/O active edge 0 - 15 ns tDST SDATAO setup time to BICLKI/O strobing edge 10 - - ns tDHT SDATAO hold time from BICLKI/O strobing edge 10 - - ns Table 29. Timing parameters for slave mode Symbol Parameter Min Typ Max Unit tBCy BICLK cycle time 50 - - ns tBCH BICLK pulse width high 20 - - ns tBCL BICLK pulse width low 20 - - ns tLRSU LRCLKI/LRCLKO setup time to BICLK strobing edge 10 - - ns tLRH LRCLKI/LRCLKO hold time to BICLK strobing edge 10 - - ns tDS SDATAO setup time to BICLK strobing edge 10 - - ns tDH SDATAO hold time to BICLK strobing edge 10 - - ns tDD SDATAI propagation delay from BICLK active edge 0 - 10 ns BICLKI BICLKO LRCLKI LRCLKO SDATAO SDATAI tBCH tBCL tBCy tDS tLRH tLRSU tDH tDD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
