STA321 datasheet(35/157 Pages) STMICROELECTRONICS

35 / 157 page

STA321

Digital processing stage

Doc ID 15351 Rev 3

35/157

Figure 15.

SAI_out data multiplexer

6.2

Sampling rate converter

The sample rate converter (SRC) re samples the input data source in order to send to the

processing block an audio stream always with a fixed frequency:

sampling frequency, fS = fsys_clk / 1024 where fsys_clk is the system clock frequency.

In all the examples given here, fS = 96 kHz.

Figure 16.

Sample rate converter block diagram

The selection between x2 FIR interpolation and direct input data is made automatically by

the threshold selector block. If the input sampling frequency (measured by the DRLL) is

higher than the SRC threshold (that is, more than 81 kHz) the direct connection is selected

(first filter bypassed), otherwise the first x2 filter is added to the data path.

A 3-kHz hysteresis is fixed around the SRC threshold nominal value in order to prevent

unstable oscillations.

ADC (L/R)

000

SAI_out1

SAI_in1 (L/R)

001

SAI_in2 (L/R)

010

SRC1 (L/R)

011

SRC2 (L/R)

100

PROC (ch0/ch1)

101

PROC (ch2/ch3)

else

P2SDATA[5:3]

ADC (L/R)

000

SAI_out2

2-channel signal

1-channel signal

SAI_in1 (L/R)

001

SAI_in2 (L/R)

010

SRC1 (L/R)

011

SRC2 (L/R)

100

PROC (ch0/ch1)

101

PROC (ch2/ch3)

else

P2SDATA[2:0]

Interpolation

FIR x2

Threshold

selector

DRLL

Interpolation

FIR x2

Precomp.

FIR

Sync 6

async.

Data input

LRCK_IN

Ratio

Data output

STA321 데이터시트(PDF) 35 Page - STMicroelectronics

STA321 데이터시트(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL