 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STW82102B 데이터시트(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW82102B 데이터시트(HTML) 41 Page - STMicroelectronics |
|
|
41 / 67 page  STW82102B I2C bus interface Doc ID 018516 Rev 2 41/67 CONTROL PLL control register Address: 0x04 Type: W Reset: 0x00 Description: Least significant bits of the reference clock divider ratio value and PLL control bits. 7 654 3210 [R1:0] PLL_A[1:0] CPSEL[2:0] PSC_SEL WW WW [7:6] R[1:0]: Reference clock divider ratio (bits R[9:2] in the REF_DIVIDER register) [5:4] PLL_A[1:0]: VCO amplitude [3:1] CPSEL[2:0]: Charge Pump output current [0] PSC_SEL: Prescaler Modulus select (‘0’ for P=16, ‘1’ for P=19) The LO output frequency is programmed by setting the proper value for A, B and R according to the following formula : where DR equals 0.5 (VCOs output frequency divided by 2) and P is the selected Prescaler Modulus F LO D R BP A + ⋅ () F ref R ---------- ⋅⋅ = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
