전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

OR3LP26B 데이터시트(PDF) 147 Page - Agere Systems

부품명 OR3LP26B
상세설명  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AGERE [Agere Systems]
홈페이지  
Logo AGERE - Agere Systems

OR3LP26B 데이터시트(HTML) 147 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 143Page - Agere Systems OR3LP26B Datasheet HTML 144Page - Agere Systems OR3LP26B Datasheet HTML 145Page - Agere Systems OR3LP26B Datasheet HTML 146Page - Agere Systems OR3LP26B Datasheet HTML 147Page - Agere Systems OR3LP26B Datasheet HTML 148Page - Agere Systems OR3LP26B Datasheet HTML 149Page - Agere Systems OR3LP26B Datasheet HTML 150Page - Agere Systems OR3LP26B Datasheet HTML 151Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 184 page
background image
Lucent Technologies Inc.
147
Data Sheet
ORCA OR3LP26B FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
Timing Characteristics (continued)
Table 65. OR3LP26B FPGA Side Interface Input Setup Delays, pciclk Synchronous Signals
OR3LP26B Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C; VDD2 = 2.38 V to 2.63 V, 0 °C < TA < 70 °C.
Note: The input setup parameters are measured from the pciclk clock output pin on the FPGA side, excluding the interbufs, which traverse the
ASIC/FPGA boundary. The
ORCA Foundry Static Analysis Tool, Trace, accounts for clock skew and interbuf delays on the clock and data
paths.
Table 66. OR3LP26B FPGA Side Interface Input Setup Delays, fclk Synchronous Signals
OR3LP26B Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C; VDD2 = 2.38 V to 2.63 V, 0 °C < TA < 70 °C.
Note: The input setup parameters are measured from the FCLK1 and FCLK2 clock input pins on the FPGA side, excluding the interbufs, which
traverse the ASIC/FPGA boundary. The
ORCA Foundry Static Analysis Tool, Trace, accounts for clock skew and interbuf delays on the
clock and data paths.
Description (TI = 85 °C, VDD = min, VDD2 = min)
Min
Max
Unit
fpga_mbusyn
–0.514
—
ns
deltrn
–1.486
—
ns
mwpcihold
–1.190
—
ns
fpga_mstopburstn
–1.208
—
ns
fpga_tabort
1.744
—
ns
fpga_tretryn
0.864
—
ns
twburstpendn
–1.561
—
ns
trpcihold
–1.542
—
ns
trburstpendn
–1.557
—
ns
fpga_syserror
–0.828
—
ns
Description (TI = 85 °C, VDD = min, VDD2 = min)
Min
Max
Unit
mcfgshiftenn
1.752
—
ns
maenn
4.777
—
ns
mfifoclrn
5.934
—
ns
mcmd[3:0]
5.251
—
ns
mwdataenn
4.806
—
ns
datafmfpga[63:0] (dual-port mode)
5.333
—
ns
datafmfpgax[7:0] (dual-port mode)
5.978
—
ns
mwdata[35:0] (quad-port mode)
5.978
—
ns
trdata[35:0] (quad-port mode)
5.226
—
ns
mwlastcycn
4.896
—
ns
mrdataenn
3.246
—
ns
tcfgshiftenn
1.209
—
ns
tfifoclrn
3.395
—
ns
taenn
3.893
—
ns
twdataenn
3.677
—
ns
trdataenn
3.773
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com