 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
OR3LP26B 데이터시트(PDF) 61 Page - Agere Systems |
|
|
|||||||||||||||||||||||||||||
OR3LP26B 데이터시트(HTML) 61 Page - Agere Systems |
|
|
61 / 184 page  Lucent Technologies Inc. 61 Data Sheet ORCA OR3LP26B FPSC March 2000 Embedded Master/Target PCI Interface Lucent Technologies Inc. PCI Bus Core Detailed Description Dual Port (continued) Target Read from Configuration Space Figure 16 shows the timing on the PCI interface for a Target read from configuration space. Accesses of configura- tion space occur without any involvement of the FPGA interface. All configuration space accesses are discon- nected with data on the first data word, and are thus restricted from bursting. Address decode speed is medium, and the PCI core signals that it is supplying the word of data by asserting trdyn one cycle after devseln is asserted. 5-8856(F).a Figure 16. Target Configuration Read (PCI Bus, 64-Bit) T0 T1 T2 T3 T4 T5 T6 X ADDRESS X DATA X X CMD BYTE ENABLES X X X clk framen ad c_ben idsel irdyn devseln trdyn stopn |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
