DP83848JSQ datasheet(24/80 Pages) TI

24 / 80 page

www.national.com

4.0 Architecture

This section describes the operations within each trans-

ceiver module, 100BASE-TX and 10BASE-T. Each opera-

tion consists of several functional blocks and described in

the following:

— 100BASE-TX Transmitter

— 100BASE-TX Receiver

— 10BASE-T Transceiver Module

4.1 100BASE-TX TRANSMITTER

The 100BASE-TX transmitter consists of several functional

blocks which convert synchronous 4-bit nibble data, as pro-

vided by the MII, to a scrambled MLT-3 125 Mb/s serial

data stream. Because the 100BASE-TX TP-PMD is inte-

grated, the differential output pins, PMD Output Pair, can

be directly routed to the magnetics.

The block diagram in Figure 6. provides an overview of

each functional block within the 100BASE-TX transmit sec-

tion.

The Transmitter section consists of the following functional

blocks:

— Code-group Encoder and Injection block

— Scrambler block (bypass option)

— NRZ to NRZI encoder block

— Binary to MLT-3 converter / Common Driver

The bypass option for the functional blocks within the

100BASE-TX transmitter provides flexibility for applications

where data conversion is not always required. The

DP83848J implements the 100BASE-TX transmit state

machine diagram as specified in the IEEE 802.3u Stan-

dard, Clause 24.

Figure 6. 100BASE-TX Transmit Block Diagram

4B5B CODE-GROUP

ENCODER &

INJECTOR

SCRAMBLER

NRZ TO NRZI

ENCODER

5B PARALLEL

TO SERIAL

PMD OUTPUT PAIR

TX_CLK

TXD[3:0] /

TX_EN

BINARY

TO MLT-3 /

COMMON

DRIVER

125MHZ CLOCK

BP_SCR

MUX

100BASE-TX

LOOPBACK

MLT[1:0]

DIVIDE

BY 5

DP83848JSQ 데이터시트(PDF) 24 Page - Texas Instruments

DP83848JSQ 데이터시트(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL